

11-16-00

A

**UTILITY PATENT APPLICATION TRANSMITTAL**  
**(Large Entity)**

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.  
BUR9-2000-0029-US1Total Pages in this Submission  
4**TO THE ASSISTANT COMMISSIONER FOR PATENTS**Box Patent Application  
Washington, D.C. 20231

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an invention entitled:

FET WITH NOTCHED GATE

and invented by:

Toshiharu Furukawa et al.

If a CONTINUATION APPLICATION, check appropriate box and supply the requisite information:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.: \_\_\_\_\_

Which is a:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.: \_\_\_\_\_

Which is a:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.: \_\_\_\_\_

Enclosed are:

**Application Elements**

1. ☐ Filing fee as calculated and transmitted as described below
2. ☒ Specification having 19 pages and including the following:
  - a. ☒ Descriptive Title of the Invention
  - b. ☐ Cross References to Related Applications (if applicable)
  - c. ☐ Statement Regarding Federally-sponsored Research/Development (if applicable)
  - d. ☐ Reference to Microfiche Appendix (if applicable)
  - e. ☒ Background of the Invention
  - f. ☒ Brief Summary of the Invention
  - g. ☒ Brief Description of the Drawings (if drawings filed)
  - h. ☒ Detailed Description
  - i. ☒ Claim(s) as Classified Below
  - j. ☒ Abstract of the Disclosure

# UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.  
BUR9-2000-0029-US1

Total Pages in this Submission  
4

## Application Elements (Continued)

3. ☒ Drawing(s) (when necessary as prescribed by 35 USC 113)

- a. ☒ Formal                      Number of Sheets 14
- b.        Informal                      Number of Sheets \_\_\_\_\_

4. ☒ Oath or Declaration

- a. ☒ Newly executed (original or copy)        ☐ Unexecuted
- b. ☐ Copy from a prior application (37 CFR 1.63(d)) (for continuation/divisional application only)
- c. ☒ With Power of Attorney        ☐ Without Power of Attorney
- d. ☐ DELETION OF INVENTOR(S)  
Signed statement attached deleting inventor(s) named in the prior application,  
see 37 C.F.R. 1.63(d)(2) and 1.33(b).

5. ☐ Incorporation By Reference (usable if Box 4b is checked)

The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.

6. ☐ Computer Program in Microfiche (Appendix)

7. ☐ Nucleotide and/or Amino Acid Sequence Submission (if applicable, all must be included)

- a. ☐ Paper Copy
- b. ☐ Computer Readable Copy (identical to computer copy)
- c. ☐ Statement Verifying Identical Paper and Computer Readable Copy

## Accompanying Application Parts

8. ☒ Assignment Papers (cover sheet & document(s))

9. ☐ 37 CFR 3.73(B) Statement (when there is an assignee)

10. ☐ English Translation Document (if applicable)

11. ☐ Information Disclosure Statement/PTO-1449        ☐ Copies of IDS Citations

12. ☐ Preliminary Amendment

13. ☒ Acknowledgment postcard

14. ☐ Certificate of Mailing

☐ First Class        ☒ Express Mail (Specify Label No.): EL046615527US

**UTILITY PATENT APPLICATION TRANSMITTAL**  
**(Large Entity)**

*(Only for new nonprovisional applications under 37 CFR 1.53(b))*

Docket No.  
BUR9-2000-0029-US1

Total Pages in this Submission  
4

**Accompanying Application Parts (Continued)**

15. ☐ Certified Copy of Priority Document(s) *(if foreign priority is claimed)*
16. ☐ Additional Enclosures *(please identify below):*

**Request That Application Not Be Published Pursuant To 35 U.S.C. 122(b)(2)**

17. ☐ Pursuant to 35 U.S.C. 122(b)(2), Applicant hereby requests that this patent application not be published pursuant to 35 U.S.C. 122(b)(1). Applicant hereby certifies that the invention disclosed in this application has not and will not be the subject of an application filed in another country, or under a multilateral international agreement, that requires publication of applications 18 months after filing of the application.

**Warning**

***An applicant who makes a request not to publish, but who subsequently files in a foreign country or under a multilateral international agreement specified in 35 U.S.C. 122(b)(2)(B)(i), must notify the Director of such filing not later than 45 days after the date of the filing of such foreign or international application. A failure of the applicant to provide such notice within the prescribed period shall result in the application being regarded as abandoned, unless it is shown to the satisfaction of the Director that the delay in submitting the notice was unintentional.***

# UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.  
BUR9-2000-0029-US1


Total Pages in this Submission  
4

## Fee Calculation and Transmittal

### CLAIMS AS FILED

For	#Filed	#Allowed	#Extra	Rate	Fee
Total Claims	43	- 20 =	23	x \$18.00	\$414.00
Indep. Claims	3	- 3 =	0	x \$80.00	\$0.00
Multiple Dependent Claims (check if applicable) <input type="checkbox"/>					\$0.00
BASIC FEE					\$710.00
OTHER FEE (specify purpose)					\$0.00
TOTAL FILING FEE					\$1,124.00

- ☐ A check in the amount of \_\_\_\_\_ to cover the filing fee is enclosed.
- ☒ The Commissioner is hereby authorized to charge and credit Deposit Account No. **09-0456** as described below. A duplicate copy of this sheet is enclosed.
- ☒ Charge the amount of **\$1,124.00** as filing fee.
  - ☒ Credit any overpayment.
  - ☒ Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.
  - ☐ Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b).

  
Signature

Dated:

Richard A. Henkler  
Registration Number 39,220  
Intellectual Property Law, 972E, IBM Corporation  
1000 River Street  
Essex Junction, VT  
Tel: 802-769-8585

cc:

U.S.-Express Mail # EL046615527US

**APPLICATION  
FOR  
UNITED STATES LETTERS PATENT**

**APPLICANT NAME:**      **Toshiharu Furukawa**  
                                 **Mark Hakey**  
                                 **Steven J. Holmes**  
                                 **Dave V. Horak**  
                                 **Edward J. Nowak**

**TITLE: FET WITH NOTCHED GATE**  
**DOCKET NO.: BUR9-2000-0029-US1**

**INTERNATIONAL BUSINESS MACHINES CORPORATION**

## **FET with Notched Gate**

### **Field of the Invention**

This invention generally relates to integrated circuit chips. More particularly it relates to field effect transistors (FET). Even more particularly it relates to an improved FET having a T-shaped gate.

### **Background of the Invention**

The speed of an FET is largely determined by the distance across the gate; transistors with a shorter gate conductor distance have a shorter spacing between source and drain and are generally faster. The industry has moved to photolithography equipment that provides a shorter wavelength of light and a higher numerical aperture lens with each generation of integrated circuits to permit decreasing this dimension of the gate. However, these changes have frequently increased cross chip line width variation. Furthermore, these changes have resulted in higher gate resistance.

US patent 5,750,430, to Jeong-Hwan Son describes a gate having curved sidewalls produced by depositing polysilicon for the gate in a window between spacers. The transistor has a larger dimension at the top than at the bottom. It provides a channel length that is shorter than the minimum dimension and reduced overlap capacitance.

An FET with a notch at the bottom of the poly gate was described in a paper

“100nm Gate Length High performance /Low Power CMOS Transistor,” by T. Ghani et al, Technical Digest of the 1999 International Electron Devices Meeting, Washington,.DC, 1999, p 415 . The notch offsets the source-drain-extension implant and provides a shorter gate dimension with improved capacitance and also avoids increasing resistance since the gate has a larger overall cross sectional area.

The spacer defined gate with the curved sidewalls and the notched gate provide advantage but substantial further device performance improvement is possible. This improvement may be derived by modifying the structures described in the ‘430 patent and the paper by T. Ghani. The new structures and processes to achieve those new structures are provided by the following invention.

### **Summary of the Invention**

In one aspect, the present invention is an FET comprising a gate having a top portion having a top dimension and a bottom portion having a bottom dimension. The top dimension is larger than the bottom dimension. The FET further comprises a diffusion defined by the bottom portion.

The FET can also include a diffusion defined by the top portion. The diffusion defined by the bottom portion may be a halo implant and the diffusion defined by the top portion may be an extension implant.

Another aspect the invention is accomplished by an FET comprising a gate that includes a first conductive material under a second conductive material different from

said first conductive material. The first conductive material is notched.

Another aspect the invention is a method of fabricating a semiconductor device. The method includes the step of providing a substrate formed of a first material. The substrate has a surface. The next step is forming a gate dielectric on the surface. Then a gate is deposited on the gate dielectric. The gate comprises a first gate layer and a second gate layer, wherein the first gate layer contacts the gate dielectric and the second gate layer is on the first gate layer. The next step is chemically reacting edges of the first gate layer to form a first reaction product. Finally, the method involves selectively removing the first reaction product with respect to remaining portions of the first gate layer and the second gate layer so as to provide a notch in the first gate layer.

### **Brief Description of the Drawings**

The foregoing, and other features and advantages of the invention will be apparent from the following detailed description of the invention, as illustrated in the accompanying drawings, in which:

FIG. 1a are doping profiles of extension implants and halos for conventional and notched gate devices showing one side of the device;

FIG. 1b are net compensated doping profiles of extension implants and halos for conventional and notched gate devices;

FIGS. 2a, 2b, 2c are net compensated doping profiles of extension implants and



halos for conventional and notched gate devices of different channel lengths showing the full device, including source and drain;

FIG. 3a is a cross sectional view of a T-shaped gate and showing that halo and extension implants are defined by different edges of the T;

5           FIGS. 3b, 3c are cross sectional views showing process steps to provide a spacer and the source/drain implants for the a T-shaped gate of FIG. 3a;

FIGS. 3d, 3e are cross sectional views showing process steps to provide an air gap behind a spacer for a T-shaped gate of FIG. 3a;

10           FIGS 4-6 show cross sectional views illustrating a process of fabricating the T-shaped gate of FIG. 3a; and

FIGS 7-10 show cross sectional views illustrating another process of fabricating a T-shaped gate without a two-layered structure for the gate material.

### **Detailed Description of the Invention**

15           Halo, or pocket, implants are well known as a means of moderating short-channel effects in very short MOSFETs. Short channel effects include  $V_t$  lowering and subthreshold slope increase as gate length decreases. Halo formation is usually accomplished by implanting a dopant type opposite to the source/drain doping, (e.g. by implanting boron in NFETs). A high energy is used for the halo implant to move it under

the gate beyond the extent of the source/drain extension implant, which usually have significantly lower energies and higher doses, as shown in Table 1. As a result the p-dopant of the halo is often placed deeper than the n-dopant of the source/drain diffusion. The n-type source drain diffusion is thus decorated with a p-type halo all around. While the p-type dopant in the channel region is helpful for short channel effect, the halo extending under the source/drain has the unfortunate effect of increasing source/drain junction capacitance.

Table 1

Parameters of Standard Halo, Extension, and Source/Drain Implants

Implant purpose	Species	Type	dose (cm-2)	Dopant concentration (cm-3)	energy (kev)
halo	B	p	1e13 to 8e13	5e18 to 2e19	2 to 20
extension	As	n	8e14 to 2e15	5e19 to 1e21	0.5 to 5
source/drain	As	n	5e15 to 1e16	5e19 to 1e21	3 to 35

Although a high energy is used to move the halo away from the source/drain and extension, typically the net p-dopant available for the halo is a small fraction of the total implanted p-dopant dose since most of the p implant falls within the more heavily doped source/drain and is compensated. Thus, the standard implant technique allows only limited halo concentrations to be achieved with reasonable control, and this limits the extent to which short channel effects are controlled. Furthermore, control over the halo carrier concentration is difficult because of the small fraction of p-type dopant atoms that are left uncompensated. Therefore small variation in the dose or energy of either the halo or the extension implant can provide large variation in the halo carrier concentration.

With the conventional halo, a change in halo carrier concentration of 10x is achieved over a distance of 70 to 100A when the carrier concentration is in the 10e17 to

10e 18 range. This gradual rate of change of carrier concentration is the result of the compensation of the halo implant by the extension and source/drain implants. For improved short channel control a more abrupt change in carrier concentration is needed, such as by providing the same 10x change in carrier concentration over 30 to 40Å. In addition, for improved device performance the halo concentration below the source/drain can be reduced so as to reduce source/drain junction capacitance. The higher halo doping concentration provides a narrower depletion region which provides higher capacitance.

Two distinct changes can come from the notched gate. First, a lower energy halo implant can be used which provides less straggle, so a steeper halo profile results as shown by comparing curves 16 and 16' in FIG. 1a. Curve 16 is the conventional halo implant while curve 16' is the halo implant provided by using the notched gate of the invention as further described herein below. Curve 18 is the profile of the extension implant for both conventional and notched gate cases. Second, in the region where the halo implant is laterally spaced from the extension implant edge, the halo has a higher net doping concentration, as shown by points B and B' on curves 17 and 17', which provides a narrower depletion region in this zone. In addition because of the higher halo doping there is a more abrupt junction, as shown by points A and A' in FIGS 1a, 1b. The narrower depletion region provides better short channel control of  $V_t$ . The doping profile at point A' on curve 17' is steeper than that at point A on curve 17, providing the ability to control channel potential with a shorter channel so as to be able to turn off the device.

The halo doping profile at point C' on curve 17' can be steeper than that at point C on curve 17 because a lower energy implant and less diffusion can be used to form the halo with the notched gate. This provides less straggle and less dispersion of the halo, allowing better control over the linear  $V_t$  with shorter channel length. As shown in

FIGS. 2a, 2b, and 2c, the steeper profile C' of the halo implant allows source and drain diffusions to be placed closer to one another before the two halos merge. This allows a shorter channel length to be provided with the same Vt control. Physically, FIGS 2a, 2b, 2c differ only in the gate length. In FIG. 2a, both conventional and notched gate halos have distinct regions adjacent source and drain and are equally effective in Vt control. In FIG. 2b, the notched gate halo continues to provide distinct halos adjacent source and drain, the conventional halos are beginning to merge, providing less well controlled Vt. In FIG. 2c, the conventional halo is fully merged while the notched gate halo is now beginning to merge. Thus, a shorter channel can be achieved with good Vt control with the notched gate halo.

One way to separate the halo implant from the extension implant is to implant the halo at an edge of the gate, then to provide a spacer along sidewalls of the gate, and then to implant the source/drain extension. The spacer has a width of 10-20nm, and that provides a spacing between the halo and the extension implants. While this method does provide the desired separation of halo from source/drain extension it has the disadvantage of requiring that the NFET extension block mask be used twice, once before and once after spacer formation. It also requires tight control of the width of the spacer to ensure repeatable halo and implant separation. The present invention improves upon this approach.

The process of the present invention provides for separating the halo and extension implants, the more abrupt junction, and greater control over the halo carrier concentration, by angle implanting the halo with an inverted T gate while providing the extension implant from a more vertical direction. The present invention thus allows the halo and extension implants to be laterally displaced from each without any masking

steps between the implants. Thus, the extension block mask need only be provided once to provide both the halo and the extension. This separation of implants with a single mask is accomplished by first etching T-shaped gate 20 on semiconductor wafer 21. (The T-shaped gate can be formed using the process described herein below.)

5 As shown in FIG. 3a, T-shaped gate 20 has lower part 22 having dimension  $L_1$  and edge 23 on gate dielectric 24. T-shaped gate 20 also has upper part 26 having dimension  $L_2$  and edge 27 on lower part 22. Notch 28 is thereby defined having height  $h$  and lateral extent  $u$  where  $u = (L_2 - L_1)/2$ . After T-shaped gate 20 has been formed, an extension block mask (not shown) is provided to block PFETS while NFET 30 is being formed.

10 P-type halo 32 is then implanting at an angle  $\theta$  given by  $\tan \theta < h/u$  where  $h$  is the height of the notch and  $u$  is the lateral extent of the notch. Thus, halo 32 is defined by lower part 22 of T-shaped gate 20. Typically the angle implant for the halo is provided from all four cardinal directions to provide the implant for devices on the wafer of different orientation. Any particular device receives the implant in active area along two  
15 directions, as shown in FIG. 3a. Finally extension diffusion 34 is implanted at an angle normal to semiconductor wafer 21, so extension diffusion 34 is defined by edge 27 of larger upper part 26 of gate 20.

20 Thus, implant edge 36 of halo 32 is displaced from implant edge 38 of extension 34 by a dimension approximately equal to  $u$ , which is about equal to the dimension of notch 28, and both implants are accomplished without any masking step between the implant steps. No masking step is required to achieve this separation because the two diffusions 32 and 34 are defined by different edges 23 and 27 of gate 20, and this is accomplished by providing a vertical implant and an angled implant with inverted T-

shaped gate 20.

In the next step a layer of insulating material 46 is conformally deposited on all surfaces on wafer 21, as shown in FIG. 3b. Insulating material 46 is formed of a material such as silicon dioxide or silicon nitride. Then a directional etch is used to form sidewall spacers 48, as shown in FIG. 3c. Finally, source/drain 50 is implanted defined by spacers 48, as also shown in FIG. 3c. Alternatively, insulating material 46 can be non-conformally deposited so that an air gap 49 is left behind spacer 48 along the notched sidewall of first layer 56, as shown in FIG. 3d. A deposition process such as a plasma-enhanced chemical vapour deposition (PECVD) is known to be a more directional deposition process and will thus deposit a thicker film on a horizontal surface compared to a vertical surface. A directional etch is used to form sidewall spacers 48 with air gap 49 as shown in FIG. 3e. The resulting air gap 49 has a dielectric constant of about 1.0 while silicon dioxide sidewall spacers 48 have a dielectric constant of about 3.5. Air gap 49 reduces the effective dielectric constant of sidewall spacers 48 and thus helps to reduce overlap capacitance.

While T-shaped gate 20 permits separating halo and extension implants without adding a separate masking step the process described here also provides great advantage in allowing bottom portion 24 to be fabricated with a sub-minimum dimension length, substantially increasing device performance. Furthermore, the method of the present invention allows this shrinking of the gate length without increasing line width tolerance. Furthermore the T-shaped gate provides large area top part 26 that avoids increasing gate resistance when bottom part 24 is shrunk. Thus, performance is substantially improved without any negative effects.

T-shaped gate 20 is formed by depositing two-layer structure 54 on gate dielectric 24 and on isolation (not shown) on wafer 21, as shown in FIG. 4. Two layer structure 54 includes a first layer, such as germanium layer 56 and a second layer, such as polysilicon layer 58. The two layers are selected from materials for which first layer 56 can be oxidized differently than second layer 58. Next, two layer structure 54 is photolithographically patterned and etched, as shown in FIG. 5, in which etched germanium layer 56 and polysilicon layer 58 have equal lengths and widths. The length or width may be the minimum dimension achievable with the photolithographic system.

In the next step, two layer structure 54 is subjected to a chemical reaction step, such as an oxidation at about 500-600 C, as shown in FIG. 6. At this temperature, a germanium oxide 60 grows on exposed edges of germanium layer 56, as shown in FIG. 6. Polysilicon layer 58 will not significantly oxidize at this temperature. Germanium oxide 60 is grown to consume 7-13 nm (lateral extent  $u$ ) of germanium layer 56. Then germanium oxide 60 is removed with a water rinse, providing notch 28 as shown in FIG. 3a. The oxidation step can be very tightly controlled to provide a very reproducible thickness of germanium that is consumed, and all of the oxide can be removed without further etching either the germanium or the polysilicon. Thus the oxidation and etch process provides a high level of control over the amount of germanium layer 56 that is removed, providing a tight tolerance on length or width of germanium layer 56. Germanium layer 56 thus has a dimension about 14 to about 26nm less than polysilicon layer 58. Germanium layer 56 can now have a dimension that is about 10 to about 50% less than the minimum dimension of the photolithographic system being used while polysilicon layer 58 continues to have the minimum dimension.

In another embodiment, first layer 56 can consist of a germanium compound,

$\text{Ge}_x\text{Si}_{1-x}$  where x is in the range of about 0.5 to about 1.0.

Other chemical reaction steps can be provided with good control as well. For example, first layer 56 may be polysilicon and second layer 58 may be a refractory metal. A thin layer of metal, such as platinum, titanium, tantalum, or cobalt, is conformally deposited along sidewalls of two gate layers 56, 58. The substrate is then heated so the thin metal reacts with polysilicon layer 56 to form a metal silicide along sidewall edges of first layer 56. Second layer 58, being a refractory metal, will not react. Then the silicide can be selectively etched without affecting the second layer to form notch 28.

Alternatively, a single gate layer of polysilicon 66 can be used for gate 20'. FIG. 7 shows thin metal 68 deposited coating sidewalls 70 of gate polysilicon 66. FIG. 8 shows thin metal 68 is subjected to a directional etch to remove metal along horizontal surfaces and top portion 70a of sidewall 70 of gate polysilicon layer 66. Now substrate 21 is heated so remaining metal 68' reacts with polysilicon 66 to form metal silicide 72 exclusively along lower portion 70b of sidewall 70 that was coated by metal 68', as shown in FIG. 9. This silicide is then removed to form notch 28, as shown in FIG. 10. Metal silicide 72 such as cobalt silicide or titanium silicide can be wet etched in hydrogen peroxide or hot sulfuric/hydrogen peroxide mixtures.

T-shaped gate 20 formed by this process has substantial advantages over prior art gates. Since the lower portion of gate 20 determines its effective channel length, this selective oxidation and trimming of germanium layer 56 can provide a higher performance device than a device without trimming with tighter control than previous attempts to form a T-shaped gate. Longer or wider top polysilicon layer 58 can be used to provide higher conductivity for the entire gate conductor.



If desired, the gate conductor stack can be composed of a lower layer of germanium and an upper layer of silicon, with a graded layer of SiGe in between the two. This would provide a tapered profile of the final gate conductor structure, rather than a sharply discontinuous profile between the germanium and silicon films.

5           Other conductive materials can be provided for first layer 56 and second layer 58 in which there is selectivity for oxidation and etching of the oxide. For example, a refractory metal, such as tungsten, tantalum, molybdenum, or titanium, or a silicide, such as titanium silicide, cobalt silicide, or platinum silicide can be used for second layer 58. Polysilicon can then be used for first layer 56.

10           In another embodiment first layer 56 can be selectively etched of with respect to second layer 58 to provide T-shaped gate 20, eliminating the oxidation step. However, this is expected to provide somewhat less process control than providing the oxidation and then the etch step.

15           While several embodiments of the invention, together with modifications thereof, have been described in detail herein and illustrated in the accompanying drawings, it will be evident that various further modifications are possible to provide an FET with notched gate without departing from the scope of the invention. Nothing in the above specification is intended to limit the invention more narrowly than the appended claims. The examples given are intended only to be illustrative rather than exclusive.

20           What is claimed is:

## Claims

- 1 1. An FET comprising:
  - 2 a gate having a top and bottom portion, the top portion having a width that is greater
  - 3 than the width of the bottom portion; and
  - 4 a diffusion self-aligned to the bottom portion.
- 1 2. The FET as recited in claim 1, wherein said diffusion comprises a first implant.
- 1 3. The FET as recited in claim 2, wherein said first implant comprises a halo implant.
- 1 4. The FET as recited in claim 2, wherein said first implant is directed at an angle from  
2 the normal to provide said implant self-aligned to said bottom portion.
- 1 5. The FET as recited in claim 1, further comprising a second implant defined by said  
2 top portion.
- 1 6. The FET as recited in claim 5, wherein said second implant comprises an extension  
2 implant.
- 1 7. The FET as recited in claim 1, further comprising a spacer adjacent said top portion  
2 and a third implant defined by said spacer.
- 1 8. The FET as recited in claim 7, wherein said third implant comprises a source/drain  
2 implant.

1 9. An FET comprising a gate, said gate comprising first conductive material and a  
2 second conductive material different from said first conductive material, said second  
3 conductive material on said first conductive material, wherein said second conductive  
4 material extends beyond said first conductive material to provide a T-shaped gate.

1 10. The FET of claim 9, wherein said first conductive material is on a gate dielectric and  
2 said gate dielectric is on a substrate.

1 11. The FET of claim 9, wherein said first material has a dimension less than a  
2 photolithographic minimum dimension.

1 12. The FET of claim 9, wherein said first material comprises a first semiconductor  
2 material.

1 13. The FET of claim 12, wherein said first semiconductor material comprises  
2 germanium.

1 14. The FET of claim 12, wherein said first semiconductor material comprises a  
2 germanium compound  $\text{Ge}_x\text{Si}_{1-x}$ , wherein x is in the range of about 0.5 to about 1.0.

1 15. The FET of claim 9, wherein said second conductive material comprises polysilicon.

1 16. The FET of claim 9, wherein said first conductive material comprises polysilicon.

1 17. The FET of claim 16, wherein said second conductive material comprises a refractory  
2 metal.

1 18. The FET of claim 17, wherein said second conductive material comprises tungsten,  
2 tantalum, molybdenum, or titanium.

1 19. The FET of claim 9, wherein said second conductive material comprises a silicide.

1 20. The FET of claim 9, further comprising a spacer along sidewalls of said second  
2 conductive material.

1 21. The FET of claim 13, wherein an air gap is left behind said spacer along a notched  
2 sidewall of said first conductive material.

1 22. A method of fabricating a semiconductor device comprising the steps of:  
2 providing a substrate formed of a first material, said substrate having a surface;  
3 forming a gate dielectric on said surface;  
4 forming a gate conductor on said gate dielectric;  
5 chemically reacting edges of said gate conductor adjacent said gate dielectric to  
6 form a first reaction product; and  
7 selectively removing said first reaction product with respect to remaining portions  
8 of said gate conductor so as to provide a notch in said gate conductor.

1 23. The method as recited in claim 22, wherein the step of forming a gate conductor  
2 comprises a first gate layer and a second gate layer, wherein said first gate layer  
3 contacts said gate dielectric and said second gate layer is on said first gate layer.

- 1 24. The method as recited in claim 23, wherein the step of chemically reacting edges of  
2 said first gate layer forms said first reaction product.
- 1 25. The method as recited in claim 24, wherein the step of selectively removing said first  
2 reaction product further includes removing said first reaction product with respect to  
3 remaining portions of said first gate layer and said second gate layer so as to provide a  
4 notch in said first gate layer.
- 1 26. The method as recited in claim 22, further comprising providing a spacer along  
2 sidewalls of said second gate layer.
- 1 27. The method as recited in claim 26, wherein an air gap is left behind said spacer along  
2 sidewalls of said first gate layer.
- 1 28. The method as recited in claim 22, wherein said first gate layer comprises germanium.
- 1 29. The method as recited in claim 22, wherein said first gate layer comprises a  
2 germanium compound  $\text{Ge}_x\text{Si}_{1-x}$ , wherein x is in the range of about 0.5 to about 1.0.
- 1 30. The method as recited in claim 22, wherein said second gate layer comprises silicon.
- 1 31. The method as recited in claim 22, wherein in said first reaction product comprises  
2 germanium oxide, or silicon germanium oxide.
- 1 32. The method as recited in claim 22, wherein said first gate layer comprises silicon.

1 33. The method as recited in claim 32, wherein said second gate layer comprises a  
2 refractory metal.

1 34. The method as recited in claim 33, wherein said second gate layer comprises tungsten,  
2 tantalum, or titanium.

1 35. The method as recited in claim 33, wherein said second gate layer comprises a  
2 silicide.

1 36. The method as recited in claim 22, wherein said first reaction product comprises  
2 silicon dioxide.

1 37. The method as recited in claim 22, wherein said first reaction product comprises a  
2 silicide.

1 38. The method as recited in claim 22, wherein said second gate layer comprises a  
2 silicide.

1 39. The method as recited in claim 22, further comprising the steps of  
2 providing metal along sidewalls of said gate conductor; and  
3 recess etching said metal.

1 40. The method as recited in claim 39, wherein the step of chemically reacting further  
2 includes the step of:  
3 reacting said gate conductor with said metal to form a silicide along edges of said  
4 gate conductor adjacent said gate dielectric.

1 41. The method of claim 40, wherein the step of selectively removing said first reaction  
2 product further includes:  
3 etching away said silicide.

1 42. The method of claim 40, wherein said silicide formed along edges of said gate  
2 conductor adjacent said gate dielectric is cobalt silicide, or titanium silicide.



1 43. The method of claim 42, wherein the step of selectively removing said cobalt silicide  
2 or said titanium silicide includes using an hydrogen peroxide mixture, or a hot  
3 sulfuric/hydrogen peroxide mixture.

## FET with Notched Gate

### Abstract

An FET has a T-shaped gate. The FET has a halo diffusion self-aligned to the bottom portion of the T and an extension diffusion self aligned to the top portion. The halo is thereby separated from the extension implant, and this provides significant advantages. The top and bottom portions of the T-shaped gate can be formed of layers of two different materials, such as germanium and silicon. The two layers are patterned together. Then exposed edges of the bottom layer are selectively chemically reacted and the reaction products are etched away to provide the notch. In another embodiment, the gate is formed of a single gate conductor. A metal is conformally deposited along sidewalls, recess etched to expose a top portion of the sidewalls, and heated to form silicide along bottom portions. The silicide is etched to provide the notch.





*Jimmy J. Sun*




FIG 2a




FIG. 2b




FIG. 2c

*[Signature]*












FIG. 3e




FIG. 4






FIG. 5




FIG. 6





FIG. 7

CONFIDENTIAL



F16.8




FIG. 9




FIG. 10

Express Mail No.: EL046615527US

IBM Docket No.: BUR9-2000-0029-US1

## Declaration and Power of Attorney for Patent Application

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name; I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled: FET WITH NOTCHED GATE

the specification of which (check one)

☒

is attached hereto.

☐

was filed on \_\_\_\_\_ as Application Serial No. \_\_\_\_\_ and was amended on \_\_\_\_\_.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, §1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

### Prior Foreign Application(s):

Number	Country	Day/Month/Year	Priority Claimed
--------	---------	----------------	------------------

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose information material to the patentability of this application as defined in Title 37, Code of Federal Regulations, §1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

### Prior U.S. Applications:

Serial No.	Filing Date	Status
------------	-------------	--------

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

As a named inventor, I hereby appoint the following attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith: Mark F. Chadurjian, Reg. No. 30,739; Richard A. Henkler, Reg. No. 39,220; Richard M. Kotulak, Reg. No. 27,712; James M. Leas, Reg. No. 34,372; William D. Sabo, Reg. No. 27,465; Eugene I. Shkurko, Reg. No. 35,678; Robert A. Walsh, Reg. No. 26,516; Howard J. Walter, Jr., Reg. No. 24,832; Christopher A. Hughes, Reg. No. 26,814; Edward A. Pennington, Reg. No. 32,588; John E. Hoel, Reg. No. 26,279 and Joseph C. Redmond, Jr., Reg. No. 18,753.

Send all correspondence to: Richard A. Henkler  
IBM Corporation  
Intellectual Property Law Dept. 972E  
1000 River Road  
Essex Junction, VT 05452

Direct Telephone Calls to: Richard A. Henkler, Reg. No. 39,220 (802) 769-8585

Express Mail No.: EL046615527US

IBM Docket No.: BUR9-2000-0029-US1

(1) Inventor: Toshinori Furukawa

Signature: *Toshinori Furukawa*

11/15/00  
Date

Residence: 9 Oakwood Lane, Essex Junction, VT 05452

Citizenship: Japan

Post Office

Address: Same as residence.

(2) Inventor: Mark Charles Haakey

Signature: *Mark Charles Haakey*

11/15/00  
Date

Residence: 15 Bellows Street, Fairfax, VT 05454

Citizenship: USA

Post Office

Address: Same as residence.

(3) Inventor: Steven John Holmes

Signature: *Steven John Holmes*

11/15/00  
Date

Residence: 127 Devino Road, Milton, VT 05468

Citizenship: USA

Post Office

Address: Same as residence.

(4) Inventor: David Vaclav Horek

Signature: *David Vaclav Horek*

11/15/2000  
Date

Residence: 47 Briar Lane, Essex Junction, VT 05452

Citizenship: USA

Post Office

Address: Same as residence.

(5) Inventor: Edward Joseph Nowak

Signature: *Edward Joseph Nowak*

November 15, 2000  
Date

Residence: 8 Windridge Road, Essex Junction, VT 05452

Citizenship: USA

Post Office

Address: Same as residence.